## EHzürich

spcl.inf.ethz.ch generation of the spcl\_eth DINFK

#### T. HOEFLER

WITH S. DI GIROLAMO, K. TARANOV, D. DE SENSI, L. BENINI, R. E. GRANT, R. BRIGHTWELL, A. KURTH, M. SCHAFFNER, T. SCHNEIDER, J. BERÁNEK, M. BESTA, L. BENINI, D. ROWETH

# **General in-network processing – time is ripe!**

Keynote at the High-Performance Interconnects Forum with HPC China 2020



### **The Development of High-Performance Networking Interfaces**







#### Data Processing in modern RDMA networks

a lot the second second second



#### Mellanox Connect-X5: 1 packet/5ns Tomorrow (400G): 1 packet/1.2ns



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate



## The future of High-Performance Networking Interfaces

OpenCL



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate

Acceleration

**s**PIN



## sPIN NIC – Architecture for fast Network Processing





#### sPIN NIC - Abstract Machine Model for Packet Processing





## **RDMA vs. sPIN in action: Simple Ping Pong**



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate



## **RDMA vs. sPIN in action: Streaming Ping Pong**



TH et al.: "sPIN: High-performance streaming Processing in the Network", SC17 best paper candidate



#### sPIN – Programming Interface

heduler

Packet

Tail Payload Header



\_handler int pp\_header\_handler(const ptl\_header\_t h, void \*state) {
 pingpong\_info\_t \*i = state;
 i->source = h.source\_id;
 return PROCESS\_DATA; // execute payload handler to put from device

#### **Payload handler**

\_handler int pp\_payload\_handler(const ptl\_payload\_t p, void \* state) {
 pingpong\_info\_t \*i = state;
 PtlHandlerPutFromDevice(p.base, p.length, 1, 0, i->source, 10, 0, NULL, 0);
 return SUCCESS;

#### **Completion handler**

```
__handler int pp_completion_handler(int dropped_bytes,
```

bool flow control triggered, void \*state) {

return SUCCESS;

connect(peer, /\* ... \*/, &pp\_header\_handler, &pp\_payload\_handler, &pp\_completion\_handler);



## Talk roadmap



Motivation and Overview

**Data Layout Transformation** 







Network GroupDistributed DataCommunicationManagement



. . .



#### Application domain



#### Memory layout

and the second







https://specfem3d.readthedocs.io/en/latest/

L. Carrington et al. High-frequency simulations of global seismic wave propagation using SPECFEM3D\_GLOBE on 62K processors. SC 2008.

#### Reshaping



http://fourier.eng.hmc.edu/e161/lectures/fourier/node10.html

T. Hoefler et al. Parallel zero-copy algorithms for fast Fourier transform and conjugate gradient using MPI datatypes. EuroMPI 2010.

#### **Unstructured Exchange**





W. Usher et al. libIS: a lightweight library for flexible in transit visualization. ISAV 2018.



#### **Programming Support for Non-Contiguous Transfers**







### State of the Art in MPI Datatypes Processing





Gropp, W., et al., March. Improving the performance of MPI derived datatypes. MPIDC'99

Torsten Hoefler, Salvatore Di Girolamo, Konstantin Taranov, Ryan E. Grant, and Ron Brightwell. 2017. sPIN: High-performance streaming Processing In the Network. SC'17



#### **State of the Art in MPI Datatypes Processing**



Start Later Paraset



#### A simple vectorize scatter datatype





## Porting the MPI Types Library [1] to sPIN





## **MPI Types Library on sPIN: Read-Write Checkpoints**



No. of the other states and the states of th



1

#### **Checkpoint Interval Selection**



and the second second the

Salvatore Di Girolamo et al.: "Network-Accelerated Non-Contiguous Memory Transfers", IEEE/ACM SC19

![](_page_19_Picture_0.jpeg)

#### **Cray Slingshot Simulator**

![](_page_19_Picture_3.jpeg)

![](_page_20_Picture_0.jpeg)

### **Real Application DDTs**

![](_page_20_Figure_3.jpeg)

![](_page_20_Figure_4.jpeg)

![](_page_20_Figure_5.jpeg)

A State of the sta

![](_page_20_Figure_6.jpeg)

![](_page_20_Figure_7.jpeg)

![](_page_21_Picture_0.jpeg)

## **Real Applications DDTs**

![](_page_21_Figure_3.jpeg)

Salvatore Di Girolamo et al.: "Network-Accelerated Non-Contiguous Memory Transfers", IEEE/ACM SC19

![](_page_22_Picture_0.jpeg)

#### **PsPIN hardware implementation: sPIN on PULP**

![](_page_22_Picture_3.jpeg)

![](_page_22_Figure_4.jpeg)

A CONTRACTOR OF THE ST

\*\*\*SPCL

## **Circuit Complexity and Power Estimations**

- Processor synthesized in GlobalFoundries 22nm fully depleted silicon on insulator (FDSOI) technology
  - Timing: 1 GHz
- Accelerator complexity: ~95 MGE
  - 18.5 mm2 area (assuming layout density 85%)
  - Mellanox BlueField: 16 A72 64bit cores

Estimated area: 51 mm2 -

We could have up to 64 cores and 18 MiB of memory for that area.

 Power consumption (100% toggle rate): 6 W (not including I/O and PHY power).

![](_page_23_Figure_11.jpeg)

![](_page_23_Figure_12.jpeg)

![](_page_23_Figure_13.jpeg)

![](_page_23_Figure_14.jpeg)

![](_page_23_Picture_15.jpeg)

## Why choosing PULP for sPIN?

#### Architectures:

**zynq:** ARM Cortex-A53, 64-bit, 2-way superscalar, 1.2 GHz **ault:** Intel Skylake Gold 6154, 64-bit, out-of-order execution, 3 GHz **PsPIN/RI5CY:** RISC-V based, 32-bit, in-order, 1 GHz

Arch.	Tech.	Die area	PEs	Memory	Area/PE	Area/PE (scaled)
ault	14 nm	485 mm <sup>2</sup> [4]	18	43.3 MiB	17.978 mm <sup>2</sup>	35.956 mm <sup>2</sup>
zynq	16 nm	3.27 mm <sup>2</sup> [3]	4	1.125 MiB	0.876 mm <sup>2</sup>	1.752 mm <sup>2</sup>
<b>PsPIN</b>	22 nm	18.5 mm <sup>2</sup>	32	12 MiB	0.578 mm <sup>2</sup>	0.578 mm <sup>2</sup>

#### Use cases:

Data reduction

Single message aggregation

Packet filtering/rewriting

KV store cache

Strided datatypes

Histogram

#### Actual throughput on PsPIN:

![](_page_24_Figure_14.jpeg)

![](_page_25_Figure_0.jpeg)

Liu, J., et al., High performance RDMA-based MPI implementation over InfiniBand. International Journal of Parallel Programming 2004

![](_page_26_Figure_0.jpeg)

Underwood, K.D., et al., Enabling flexible collective communication offload with triggered operations. *HOTI'11* Liu, J., et al., High performance RDMA-based MPI implementation over InfiniBand. *International Journal of Parallel Programming* 2004

![](_page_27_Figure_0.jpeg)

Underwood, K.D., et al., Enabling flexible collective communication offload with triggered operations. *HOTI'11* Liu, J., et al., High performance RDMA-based MPI implementation over InfiniBand. *International Journal of Parallel Programming* 2004

![](_page_28_Picture_0.jpeg)

![](_page_29_Picture_0.jpeg)

**SPCL				C. S.	ETHzürich
Use Case	4: MP	PI Rende	ezvous	Protoc	ol
			a de la calencia de l		
program	р	msgs	ovhd 🕽	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverlea	if 72	2.7M	5.2%	2.4%	53%
Cloverlea	f 360	15.3M	5.6%	3.2%	42%
					$\mathbf{\vee}$

![](_page_30_Picture_0.jpeg)

***SPEL		SCH Rock	in the second	0.54	ETH zürich	ETH zürich
Use Case 4	4: MP	PI Rende	ezvous	Protoc	ol	Use Case 5: Distributed KV Store
			<u> </u>			
program	р	msgs	ovhd	ovhd	red	
MILC	64	5.7M	5.5%	1.9%	65%	
РОР	64	772M	3.1%	2.4%	22%	
coMD	72	5.3M	6.1%	2.4%	60%	Network
coMD	360	28.1M	6.5%	2.8%	58%	K1,V
Cloverleaf	72	2.7M	5.2%	2.4%	53%	
Cloverleaf	360	15.3M	5.6%	3.2%	42%	41% lower latency
						Kalia, A., et al., Using RDMA efficiently for key-value services. In ACM SIGCOMM Computer Communication Review, 2014

![](_page_31_Picture_0.jpeg)

![](_page_31_Figure_3.jpeg)

![](_page_32_Picture_0.jpeg)

![](_page_32_Figure_3.jpeg)

with consistency, availability, and performance. SOSP'15

![](_page_33_Picture_0.jpeg)

![](_page_33_Figure_3.jpeg)

![](_page_34_Picture_0.jpeg)

![](_page_34_Figure_3.jpeg)

![](_page_35_Picture_0.jpeg)

### **Next step - pushing sPIN into network switches?**

- Needs to be carefully vetted!
  - Can we achieve our goals with P4?
- What else needs to be fixed before we go into the network?
- We chose to investigate network noise first
  - Not enough time here but let me give you a brief overview.

![](_page_35_Picture_8.jpeg)

![](_page_36_Picture_0.jpeg)

## **Network noise analysis and mitigation**

#### Analysis of the impact of adaptive routing on network noise

![](_page_36_Figure_4.jpeg)

Daniele De Sensi desensi@di.unipi.it University of Pisa Pisa, Italy ETH Zurich

Salvatore Di Girolamo salvatore.digirolamo@inf.ethz.ch ETH Zurich Zurich, Switzerland

**Torsten Hoefler** htor@inf.ethz.ch ETH Zurich Zurich, Switzerland

Zurich, Switzerland

![](_page_36_Figure_10.jpeg)

#### Improvements up to 55% on real applications

			- gampi	A	ALCONT.	
	(Defa	ult) 📕 Non-	Minimal 🔤	Application-Awa	re	
CP2K	WRF-W	WRF-T	LAMMPS	Quantum	Nekbone	VPFFT
	and the company of th	Mar .			hearpent	
22.15%	29.10%	19.27%	46.40%	29.57%	21.98%	54.16%
6						
40.445	11,965	405.15s	6.829	96.955	6.56s	360,0s
Amber	MILC	HPCG	BFS	SSSP	FFT	FFT (64)
		T				
13.03%	54.61%	19.60%	25.48%	32.90%	4.78%	-3.7%
			-			

## **Slingshot the Exascale Interconnect**

#### Description of the main features of the interconnect

![](_page_37_Figure_4.jpeg)

#### An In-Depth Analysis of the Slingshot Interconnect

 Daniele De Sensi
 Salvato

 Department of Computer Science
 Department

 ETH Zurich
 E

 ddesensi@ethz.ch
 salvatore.dig

Duncan Roweth Hewlett Packard Enterprise duncan.roweth@hpe.com

Salvatore Di Girolamo Department of Computer Science ETT Zurich salvatore.digirolamo@inf.ethz.ch

> Torsten Hoefler Department of Computer Science ETH Zurich torsten.hoefler@inf.ethz.ch

#### In-depth benchmarking procedure that can be ported to other interconnect

![](_page_37_Figure_11.jpeg)

Detailed results on performance, congestion control, and quality of service, on microbenchmarks, HPC, and DC applications

![](_page_37_Figure_13.jpeg)

![](_page_38_Picture_0.jpeg)

SPCL is hiring PhD students and highly-qualified postdocs to reach new heights!

![](_page_38_Figure_3.jpeg)

https://spcl.inf.ethz.ch/Jobs/

![](_page_38_Picture_5.jpeg)

![](_page_39_Picture_0.jpeg)

#### sPIN Streaming Processing in the Network for Network Acceleration

![](_page_39_Picture_3.jpeg)

Full specification: https://arxiv.org/abs/1709.05483

Try it out: <u>https://spcl.inf.ethz.ch/Research/Parallel\_Programming/sPIN/</u>

![](_page_40_Picture_0.jpeg)

## **Backup Slides**

the second

![](_page_41_Picture_0.jpeg)

## **But why PULP/RISC-V?**

- RISC-V is an open source ISA
  - Allows and supports extensions

Doing this in ARM may be complex and expensive

- PULP aims to provide high performance per Watt
  - Energy efficient
  - Provides tight control over compute and data movement schedule
  - Fits well the sPIN abstract machine model (e.g., removing cache coherency on ARM could be painful)
  - PULP is actively researched + we can leverage ISS group expertise at ETH