Discamus continentiam augere, luxuriam coercere
Home -> Publications
Home
  Publications
    
all years
    2018
    2017
    2016
    2015
    2014
    2013
    2012
    2011
    2010
    2009
    2008
    2007
    2006
    2005
    2004
    theses
    techreports
    presentations
    edited volumes
    conferences
  Awards
  Research
  Teaching
  BLOG
  Miscellaneous
  Full CV [pdf]






  Events








  Past Events





Publications of Torsten Hoefler
Copyright Notice:

The documents distributed by this server have been provided by the contributing authors as a means to ensure timely dissemination of scholarly and technical work on a noncommercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

M. Besta, S. M. Hassan, S. Yalamanchili, R. Ausavarungnirun, O. Mutlu, T. Hoefler:

 Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability

(Mar. 2018, Accepted at the 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18) )

Abstract

Emerging chips with hundreds and thousands of cores require networks with unprecedented energy/area efficiency and scalability. To address this, we propose Slim NoC (SN): a new on-chip network design that delivers significant improvements in efficiency and scalability compared to the state-of-the-art. The key idea is to use two concepts from graph and number theory, degree-diameter graphs combined with non-prime finite fields, to enable the smallest number of ports for a given core count. SN is inspired by state-of-the-art off-chip topologies; it identifies and distills their advantages for NoC settings while solving several key issues that lead to significant overheads on-chip. SN provides NoC-specific layouts, which further enhance area/energy efficiency. We show how to augment SN with state-of-the-art router microarchitecture schemes such as Elastic Links, to make the network even more scalable and efficient. Our extensive experimental evaluations show that SN outperforms both traditional low-radix topologies (e.g., meshes and tori) and modern high-radix networks (e.g., various Flattened Butterflies) in area, latency, throughput, and static/dynamic power consumption for both synthetic and real workloads. SN provides a promising direction in scalable and energy-efficient NoC topologies.

Documents

download article:
download slides:
 

BibTeX

@inproceedings{,
  author={M. Besta and S. M. Hassan and S. Yalamanchili and R. Ausavarungnirun and O. Mutlu and T. Hoefler},
  title={{Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability}},
  year={2018},
  month={Mar.},
  note={Accepted at the 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'18)},
  source={http://www.unixer.de/~htor/publications/},
}

serving: 54.81.68.240:38636© Torsten Hoefler